



International Symposium on Networks-on-Chip

8th IEEE/ACM International Symposium on Networks-on-Chip
September 17th – 19th, 2014
Ferrara, Italia

PROGRAM

WEDNESDAY, SEPTEMBER 17TH, 2014

08.00 – 08.45 REGISTRATION

08.45 – 09.00 OPENING AND WELCOME

09.00 – 10.00 KEYNOTE ADDRESS

High-Performance Energy-Efficient NoC Fabrics: Evolution and Future Challenges

Mark A. Anders, Circuit Research Lab – Intel (USA)

10.00 – 11.00 PAPER SESSION 1

NoC ARCHITECTURE I

1.1 Single-Cycle Collective Communication Over A Shared Network Fabric

Tushar Krishna, Li-Shiuan Peh
MIT

1.2 Extending Bufferless On-Chip Networks to High-Throughput Workloads

Hanjoon Kim, Changhyun Kim, Miri Kim, Kanghee Won, John Kim
KAIST

11.00 – 11.30 COFFEE BREAK

11.30 – 13.00 PAPER SESSION 2

NoC ARCHITECTURE II

2.1 An Efficient Network-on-Chip (NoC) Based Multicore Platform for Hierarchical Parallel Genetic Algorithms

Yuankun Xue¹, Zhiliang Qian², Guopeng Wei³, Paul Bogdan⁴, Chi-Ying Tsui², Radu Marculescu³

¹Fudan University, ²The Hong Kong University of Science and Technology, ³Carnegie Mellon University, ⁴University of Southern California

2.2 Achieving Balanced Buffer Utilization with a Proper Co-Design of Flow Control and Routing Algorithm

Dong Xiang¹, Miguel Gorgues Alonso², José Flich², José Duato²

¹Tsinghua University, ²Universidad Politécnica de Valencia

2.3 FMEA-Based Analysis of a Network-on-Chip for Mixed-Critical Systems

Eberle A. Rambo, Alexander Tschiene, Jonas Diemer, Leonie Ahrendts, Rolf Ernst
Technische Universität Braunschweig

13.00 – 14.30 LUNCH

14.30 – 16.00 EMBEDDED TUTORIAL

OpenSoC: a Flexible, Parameterizable, Open NoC Generation Tool

Organizers:

Farzad Fatollahi-Fard, Lawrence Berkeley National Laboratory

David Donofrio, Lawrence Berkeley National Laboratory

George Micheliogiannakis, Lawrence Berkeley National Laboratory

16.00 – 16.30 COFFEE BREAK

16.30 – 18.30 PAPER SESSION 3

MODELING AND ANALYSIS

3.1 Sampling-Based Approaches to Accelerate Network-on-Chip Simulation

Wenbo Dai, Natalie Enright Jerger

University of Toronto

3.2 An Analytical Model for Worst-case Reorder Buffer Size of Multi-path Minimal Routing in NoCs

Gaoming Du¹, Miao Li¹, Zhonghai Lu², Minglun Gao¹, Chunhua Wang³

¹Institute of VLSI Design, Hefei University of Technology, ²KTH Royal Institute of Technology,

³School of Microelectronics, Hefei University of Technology

3.3 Transient Queuing Models for Input-Buffered Routers in Network-on-Chip

David Oehmann, Erik Fischer, Gerhard Fettweis,

Technische Universität Dresden

3.4 Towards Stochastic Delay Bound Analysis for Network-on-Chip

Zhonghai Lu¹, Yuan Yao¹, Yuming Jiang²

¹KTH Royal Institute of Technology, ²Norwegian University of Science and Technology (NTNU)

18.30 CLOSING

THURSDAY, SEPTEMBER 18TH, 2014

EMERGING TECHNOLOGY MORNING

08.30 – 09.45 SPECIAL SESSION 1

SILICON PHOTONIC INTERCONNECTS: AN ILLUSION OR A REALISTIC SOLUTION?

Organizers:

Jiang Xu – Hong Kong University of Science and Technology

Sébastien Le Beux – Lyon Institute of Nanotechnology Yvain

Thonnart – CEA LETI

SS1.1 Technology Assessment of Silicon Interposers for Manycore SoCs:

Active, Passive, or Optical?

Yvain Thonnart

CEA-Leti, France

SS1.2 Towards Compelling Cases for the Viability of Silicon-Nanophotonic

Technology in Future Manycore Systems

Luca Ramini¹, Hervé Tatenguem Fankem¹, Alberto Ghiribaldi¹, Paolo Grani², Marta Ortìn Obòn⁴, Anja Boos³, Sandro Bartolini².

¹University of Ferrara ²University of Siena ³TU Munich ⁴University of Zaragoza

SS1.3 CLAP: a Crosstalk and Loss Analysis Platform for Optical Interconnects

Mahdi Nikdast^{1}, Luan H. K. Duong¹, Jiang Xu¹, Sébastien Le Beux², Xiaowen Wu¹, Zhehui Wang¹, Peng Yang¹, and Yaoyao Ye¹*

¹Hong Kong University of Science and Technology, ²Lyon Institute of Nanotechnology

09.45 – 11.00 SPECIAL SESSION 2

INTERCONNECT ENHANCES ARCHITECTURE:

EVOLUTION OF WIRELESS NoC FROM PLANAR TO 3D

Organizers:

Radu Marculescu – Carnegie Mellon University

Partha Pratim Pande – Washington State University

Deukhyoun Heo – Washington State University

Hiroki Matsutani – Keio University

SS2.1 Foundations of On-chip Communication: Performance and Power Management in 2D and 3D Multicore Platforms

Radu Marculescu
Carnegie Mellon University

SS2.2 Planar WiNoC Architectures

Partha Pratim Pande
Washington State University

SS2.3 3D WiNoC Architectures

Hiroki Matsutani
Keio University

11.00 – 11.30 COFFEE BREAK

11.30 – 13.00 PAPER SESSION 4

OPTICAL NoCs

4.1 Augmenting Manycore Programmable Accelerators with Photonic Interconnect Technology for the High End Embedded Computing Domain

Marco Balboni¹, Marta Ortín Obón², Alessandro Capotondi³, Alberto Ghiribaldi¹, Herve Tatenguem Fankem¹, Luca Ramini¹, Víctor Viñals², Andrea Marongiu⁴, Davide Bertozzi¹

¹University of Ferrara ²University of Zaragoza ³University of Bologna
⁴University of Bologna, ETH Zurich

4.2 QuT: A Low-Power Optical Network-on-Chip

Parisa Khadem Hamedani¹, Natalie Enright Jerger¹, Shaahin Hessabi²
¹University of Toronto, ²Sharif University of Technology

4.3 Sharing and Placement of On-chip Laser Sources in Silicon-Photonic NoCs

Chao Chen, Tiansheng Zhang, Pietro Contu, Jonathan Klamkin, Ayse Coskun, Ajay Joshi
Boston University

13.00 – 14.30 LUNCH

14.30 – 16.30 PAPER SESSION 5

LOW POWER NoC

5.1 Variable-Width Datapath for On-Chip Network Static Power Reduction

George Michelogiannakis, John Shalf
Lawrence Berkeley National Laboratory

5.2 Dynamic Synchronizer Flip-Flop Performance in FinFET Technologies

Mark Buckler¹, Arpan Vaidya², Xiaobin Liu², Wayne Burlison¹

¹University of Massachusetts Amherst, AMD Research ²University of Massachusetts Amherst

5.3 Design of a Low Power NoC Router using Marching Memory Through type

Ryota Yasudo¹, Takahiro Kagami¹, Hideharu Amano¹, Yasunobu Nakase², Masashi Watanabe², Tsukasa Oishi², Toru Shimizu², Tadao Nakamura¹

¹Keio University ²Renesas Electronics Corp.

5.4 Bubble Sharing: Area and Energy Efficient Adaptive Routers using Centralized Buffers

Syed Minhaj Hassan, Sudhakar Yalamanchili
Georgia Institute of Technology

16.30 – 18.00 **COFFEE BREAK AND POSTER SESSION**

STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip

Shalimar Rasheed, Paul Gratz, Srinivas Shakkottai, Jiang Hu

Texas A&M University

Hermes: Architecting a Top-Performing Fault-Tolerant Routing Algorithm for Networks-on-Chips

Vassos Soteriou¹, Costas Jordanou¹, Konstantinos Aisopos², Elena Kakoulli¹
¹Cyprus University of Technology ²Microsoft Corporation, USA

Scalability-Oriented Multicast Traffic Characterization

Sergi Abadal¹, Raúl Martínez², Eduard Alarcón¹, Albert Cabellos-Aparicio¹
¹N3Cat at Universitat Politècnica de Catalunya (UPC) ²Intel Labs Barcelona

An OFDMA Based RF Interconnect for Massive Multi-core Processors

Eren Unlu¹, Christophe Moy¹, Mohamad Hamieh², Myriam Ariaudo², Yves Louet¹, Emmanuelle Bourdel², Frédéric Drillet², Alexandre Briere³, Julien Denoulet³, Andréa Pinna³, Lounis Zerioul², Bertrand Granado³, Patrick Garda³, François Pêcheux³, Cédric Duperrier², Sébastien Quintanel², Olivier Romain²
¹Supélec-IETR ²ENSEA ³LIP6

The Connection-Then-Credit Flow Control Protocol for Networks-On-Chips: Implementation and Performance Analysis

Mohamed Sallam¹, M. Watheq El-Kharashi², Mohamed Dessouky³
¹Ain-Shams University, Cairo ²University of Victoria ³Mentor Graphics, Cairo

CHARM: A Low-Cost Congestion-Aware and Highly Adaptive Routing Method for 2D and 3D On Chip Networks

Manoj Kumar¹, Manoj Singh Gaur¹, Vijay Laxmi¹, Masoud Daneshtalab², Pankaj Kumar¹, Seok-Bum Ko³, Mark Zwolinski⁴
¹Malaviya National Institute of Technology, Jaipur ²University of Turku
³University of Saskatchewan ⁴University of Southampton

Design Trade-offs in Energy Efficient NoC Architectures

Antonis Psathakis, Vassilis Papaefstathiou, Manolis Katevenis, Dionisios Pnevmatikatos
FORTH-ICS

Effective Abstraction for Response Proof of Communication Fabrics

Sayak Ray, Sharad Malik
Princeton University

DyAFNoC: Characterization and Analysis of a Dynamically Reconfigurable NoC using a DOR-based Deadlock-Free Routing Algorithm

Ernesto Cristopher Villegas Castillo, Gabriele Miorandi, Wang Jiang Chau
University of Sao Paulo

An Energy-Efficient Millimeter-Wave Wireless NoC with Congestion-Aware Routing and DVFS

Ryan Kim, Jacob Murray, Paul Wettin, Partha Pande, Behrooz Shirazi
Washington State University

18.00 CLOSING

19.30 SOCIAL EVENT AT THE MEDIEVAL CASTLE OF FERRARA

FRIDAY, SEPTEMBER 19TH, 2014

09.00 – 10.00 KEYNOTE ADDRESS

SpinNNaker: the World's Biggest NoC

Steve Furber - University of Manchester (UK)

10.00 – 11.00 PAPER SESSION 6

FAULT TOLERANCE AND RELIABILITY

6.1 DiAMOND: Distributed Alteration of Messages for On-Chip Network Debug

Rawan Abdel-Khalek, Valeria Bertacco
University of Michigan

6.2 ElastiNoC: A Self-Testable Distributed VC-based Network-on-Chip

Architecture

*Ioannis Seitanidis¹, Anastasios Psarras¹, Emmanouil Kalligeros², Chrysostomos
Nicolopoulos³, Giorgos Dimitrakopoulos¹*

¹Democritus University of Thrace ²University of the Aegean ³University of Cyprus

11.00 – 11.30 COFFEE BREAK

11.30 – 13.00 PAPER SESSION 7

NoC ARCHITECTURE III

7.1 Using Packet Information for Efficient Communication in NoCs

Prasanna Venkatesh Rengasamy and Madhu Mutyam
IIT Madras

7.2 A Loosely Synchronizing Asynchronous Router for TDM-Scheduled NOCs

*Ioannis Kotleas¹, Dean Humphreys¹, Rasmus Bo Sørensen¹, Evangelia
Kasapaki¹, Florian Brandner², Jens Sparsø¹*

¹Technical University of Denmark ²ENSTA ParisTech, France

7.3 ICARO: Congestion Isolation in Networks-On-Chip

Jose Vicente Escamilla Lopez¹, José Flich¹, Pedro Javier Garcia²

¹Universitat Politècnica de València ²Universidad de Castilla-La Mancha

13.00 – 13.30 BEST PAPER AWARD AND CLOSING

13.30 LUNCH