The Workshop

INA-OCMC is a network oriented workshop presenting original work in the field of on-chip, multi-chip interconnection network architecture. The workshop aims at bringing together researchers and engineers from industry and academia to share ideas and thoughts about networking of devices in both the off-chip and the on-chip environment, each with its own design constraints. This is the ninth edition of the workshop. In the previous editions the workshop exhibited a competent audience and interesting discussions arose from the different presentations of authors and from the keynote, thus promoting joint research initiatives.
Call for Papers

Technical Scope

Scalable interconnect architectures form the fabric that unifies future complex computing platforms. The interconnect architecture should be as high performance as the compute nodes, thus enabling the expected exponential growth in system concurrency. The number of nodes either on-chip or off-chip that need to communicate in modern embedded and HPC systems is constantly increasing. This trend poses significant challenges to the interconnection network designers that tackle a multidimensional problem involving hardware and software components such as network interfaces, switches, and communication library APIs. The INA-OCMC workshop focuses on the presentation of novel interconnect architectures, optical and electrical, for embedded MPSoCs/CMPs, Cloud/Datacenter, microservers and HPC systems.

To emphasize both the fundamental impact of silicon photonic technologies on future system and interconnection network architectures and, conversely, the driving forces of practical and economically viable system-level design, requirements and constraints on the underlying technologies, this year the INA-OCMC and SiPhotonics Workshop will be held in a federated fashion. We plan to organize joint keynote presentations and a panel discussion with experts from both fields on topics of interest to both communities. This way, we intend to foster the exchange of ideas and increase collaboration between these highly complementary workshops. The paper submission and review processes will, however, still be run independently by each workshop.

We invite contributions of previously unpublished results on all aspects of emerging interconnect architectures, including but notlimited to:

  • Networks-on-Chip (NoC)

  • Multi-Chip Interconnection Networks, including Cluster Interconnects

  • Communication architectures for 2,5 D and 3D stacked systems

  • Asynchronous interconnect designs

  • Switching, buffering, and routing architectures

  • Interaction with memory hierarchy

  • Architectures for QoS support

  • Flow control and congestion management in switching fabrics

  • Virtualization, SDN, OpenFlow, NFV

  • Topology exploration

  • Impact of the interconnect on application performance

  • Reliability, availability, fault tolerance

  • Reconfigurable/Programmable interconnect components

  • Programming models for communication-centric systems

[top]

Workshop Organizers

General Chair

Program Chairs

Steering Committee

Publication Chair

Web Chair

[top]

Paper submission

Submitted papers must represent original, previously unpublished, research that is not currently under review for any other workshop, conference or journal. All manuscripts will be reviewed by an international Program Committee and will be judged on correctness, originality, technical strength, significance, quality of presentation, and interest and relevance to the workshop attendees. The submission and review process will be handled electronically via EasyChair:

https://www.easychair.org/conferences/?conf=inaocmc2015

Papers must be in PDF format and should include title, authors and affiliations as well as the e-mail address of the contact author. Papers must be formatted in accordance to the IEEE format pages, including figures and references. IEEE templates will be available on the website. Submissions must be limited to 4 pages. Papers deviating significantly from the paper size and formatting rules may be rejected without review.

The proceedings of the workshop will be published by the IEEE Computer Society's Conference Publishing Services (CPS). Conference proceedings will be indexed by the IEEE Xplore Digital Library.

Authors of accepted papers are expected to register for and present their papers at the workshop. Registration will be handled via the HiPEAC Conference.

Content will be submitted to the indexing companies for possible indexing. Indexing services are independent organizations, and we cannot guarantee that any particular abstract or index entry will be included in Ei Compendex or any other indexing service.

[top]

Fonts Embedding

Please check the instructions on this page.

[top]

Important Dates

  • Submission deadline: November 28th, 2014.

  • Author Notification: December 14th, 2014.

  • Camera-ready paper due: December 27th, 2014.

[top]

Technical Program Committee

  • Federico Angiolini, iNoCS, Switzerland

  • Marco Canini, Université catholique de Louvai (UCL), Belgium

  • Luca Carloni, Columbia University, USA

  • Marcello Coppola, STMicroelectronics, France

  • Masoud Daneshtalab, University of Turku, Finland

  • Georgios Dimitrakopoulos, Democritus University of Thrace, Greece

  • Marco Fiorentino, HP Labs, USA

  • Holger Fröning, University of Heidelber, Germany

  • Pedro Javier Garcia, University of Castilla-La Mancha, Spain

  • Francisco Gilabert, Intel, Germany

  • Kees Goosens, TU Eindhoven, Netherlands

  • Jose Angel Gregorio Monasterio, University of Cantabria, Spain

  • Emmanouil Kalligeros, University of the Aegean, Greece

  • Janusz Kleban, Poznan University of Technology, Poland

  • Hiroki Matsutani, Keio University, Japan

  • George Michelogiannakis, Lawrence Berkeley National Laboratory, USA

  • Chrysostomos Nicopoulos, University of Cyprus

  • Steven Nowick, Columbia University, USA

  • Maurizio Palesi, Kore University, Italy

  • Gerard Rauwerda, Recore Systems, Netherlands

  • Sven Arne Reinemo, Simula, Norway

  • Jose Luis Sanchez Garcia, University of Castilla-La Mancha, Spain

  • Federico Silla, Universidad Politécnica de Valencia, Spain

  • Aleksandra Smiljanic, University of Belgrade, Serbia

  • Vassos Soteriou, Cyprus University of Technology, Cyprus

  • Ljiljana Trajkovic, Simon Fraser University, Canada

  • Pascal Vivet, CEA, France

  • Eitan Zahavi, Mellanox, Israel

[top]

Workshop Program

Coming Soon.

[top]

Contact us

For any information/problem/suggestion, feel free to contact:

[top]

Associated with




News

17.11.2014

Submission Deadline has been extended to November 28th.

15.10.2014

The Call for Paper is out.